Memristor is a promising building block for the next generation nonvolatile random access memory and bio-inspired computing systems. Organizing memristors into high density crossbar arrays, although challenging, is critical to meet the ever-growing high capacity and low energy demands of these applications especially in the big data era. Here, we construct memristor crossbars with a Memristors uses tunable non-volatile resistance to represent digital or analogue information in both memory and computing applications 1-10 . Owing to its simplicity in structure, scalability is a key advantage of memristor over other emerging electronic devices. Discrete devices at sub-10 nm size or random accessible working arrays with a packing density up to 64.5 Gbit/in 2 have been demonstrated in previous studies [11] [12] [13] [14] [15] . While even smaller devices and higher packing density are required in order to meet the ever-increasing speed-energy efficiency demand in applications 4,9 , both are difficult to achieve because of challenges in making low-resistance nanoelectrodes and packing them into high-density random accessible crossbars 12, 14 . Although conductive nanomaterials such as carbon nanotube, graphene nanoribbons and "interface-free" dopant wires have been developed 16, 17 , it is challenging to efficiently
pack these nanomaterials into dense and ordered electrode arrays [18] [19] [20] [21] . While alternative techniques such as super-lattice nanowire pattern transfer (SNAP) have been proven to be an effective approach for generating functional electrodes on an adhesive thin film with 33 nm pitch 22, 23 , it remains to be demonstrated whether they are suitable for making fully random accessible arrays. In addition, all the aforementioned methods have encountered dramatically increased resistance of the electrodes at nanoscale, imposing significant barrier for their adoption in operational circuits 17, [24] [25] [26] . Furthermore, the write/read current of an individual memristor in a densely packed array could lead to crosstalks that limit parallel operation of the array 27, 28 .
Herein we explore the extreme memristor scaling and demonstrate functional crossbar arrays of 2 × 2 nm 2 memristor with 4.5 Tbit/inch 2 packing density for the first time. We introduce metal nanostructures of ultrahigh height/width aspect ratio (up to 1500), which we refer to as nanofins, as the electrodes. The nanofins are fabricated by sidewall deposition of metal (e.g., platinum) and dielectric (e.g., alumina) thin films, followed by chemical mechanical polishing (CMP) to expose the metal arrays in a planarized plane.
Single metallic structures with lower aspect ratios were made through sidewall deposition earlier but they were never organized into ultra-dense random-accessible arrays 13, 29, 30 . Through proper materials engineering, we achieved continuous ultrathin platinum nanofins at 2 nm thickness with a resistance well below 100 Ω/µm, 10 times less resistive than a 10 nm wide Cu wire made with the most advanced complementary metal oxide semiconductor (CMOS) technology 26, 31 . Crossbars of memristors are made by stacking two nanofin arrays with a thin layer of hafnium oxide/titanium oxide sandwiched in between.
The 2 × 2 nm 2 memristors in the entire array can be independently switched with low current (< 50 nA), suggesting a great potential of these devices for power-efficient data storage and unconventional computing applications.
Figure 1a schematically illustrates the nanofin structure. Compared with a conventional nanowire, the aspect ratio is significantly higher. Consequently, the resistance of the nanofin along the length direction is much smaller. For example, a 2 nm wide Pt nanofin with an aspect ratio of 1500 was measured to be 65 Ω/µm. This is over 1000 times more conductive than a Cu nanowire with projected dimension of 2 nm width and 2 nm height, and four orders of magnitude less resistive than a carbon nanotube of similar diameter (Fig. 1b ) 26, 32 . Figure 1c shows the key steps of nanofin fabrication and memristor array integration. First, the 2 nm Pt thin film with a 2 nm Ge wetting layer is deposited onto the side wall of a SiO2 trench, followed by the patterning and deposition of two Cu contact pads and an alumina isolation layer. This procedure is repeated a number of times to generate a multi-fin array. The layer-by-layer fabrication fashion allows for the construction of contact pads to address each electrode and hence makes the final array randomly accessible. The chip is then passivated with chemical vapor deposited (CVD)
SiO2 and planarized by chemical-mechanical polishing (CMP), resulting in a smooth surface with the top edges of nanofins exposed. Finally direct wafer bonding is applied to bring two polished chips face to face, with a thin layer of hafnium oxide/titanium oxide sandwiched in between as the switching medium.
A more detailed description of the fabrication procedure is illustrated in Supplementary Figs. 1-8 . To electrically isolate each nanofin in the array, we deposited 8 nm Al2O3 by atomic layer deposition (ALD) in between the metal fins. We chose alumina because of its high dielectric strength (7 MV/cm) that suppresses leakage current and avoids shortage between neighboring electrodes when biased at different voltages. The fabricated nanofins (2 nm width, 1 µm height) were electrically characterized through the Cu contact pads (Fig. 3a) . We confirmed that each metal nanofin is electrically isolated from each other as the leakage current is lower than 1 pA (Fig. 3b) . Furthermore, the resistances of 200, 440
and 680 µm long nanofins in the same array were measured to be 338, 175, 108 × 10 3 Ω, respectively, which are equivalent to an average wire resistance of 470 Ω/µm (Fig. 1b) . The well isolated and highly conductive nanofins are suitable for building high density memristor crossbars with negligible crosstalk. To make memristor crossbar, we deposited a 7 nm switching layer (3 nm TiOx plus 4 nm HfO2) on one polished nanofin chip, and bonded it to another chip with the two nanofin arrays orthogonal to each other. Figure 4a shows a representative TEM image of a 3 × 3 array (see Supplementary Information for the TEM sample preparation). The junction area of each cell is 2 × 2 nm 2 and the pitch is 12 nm, corresponding to a 4.5 Tbit/inch 2 packing density (see Supplementary Fig. 14 for the precise measurement). This is, to the best of our knowledge, the first electronic circuits with individual components scaled down to 2 nm dimension. Every cross point is composed of a pair of perpendicular Pt nanofins and the 7 nm thick switching medium sandwiched in between. Further elementary analyses on the array using energy-dispersive X-ray spectroscopy (EDX) mapping confirmed the constitutions of nanofin electrodes and the crossbar networks. Highly ordered electrode structures with well patterned isolation layers are evidently displayed ( Fig. 4b and Supplementary Fig. 15 ). The 2 nm memristors in the array exhibited typical nonvolatile bipolar resistance switching between binary states (0.14 GΩ for ON state and 63.6 GΩ for OFF state, read at -1.5 V) (Fig. 5a ). Several important features were observed during our electrical characterization. First, the required programming current is lower than 50 nA, leading to a peak programming power of 2.3 × 10 -7 W or 230 nW that is two orders of magnitude lower than other reported HfO2 devices 11 . The read operation power is much lower, and can be further reduced by using fast electric pulses. Second, only a negative voltage on the top electrode switched the device, while the current is extremely low when a positive bias is applied. The self-rectifying property (average rectifying ratio R-1.5V/ R1.5V = 1.06 × 10 3 ) is critical for building large crossbar arrays without introducing external selector devices to suppress the sneak current 27, 34 . It is worth noting that self-rectification is probably an ideal solution to sneak path issues at such extremely scaled size for which transistors or even most selectors are not an option for access devices any more. . Since the junction size is only 2 nm, there are limited number of ions in the conductive channel. Accordingly, we observed a low switching current corresponding to a current density comparable to normal resistance switching at larger sizes 11, 35 , i.e., 1.15 × 10 6 A/cm 2 , in contrast to the four orders of magnitude higher current density reported in previous sub-10 nm devices 13 . However, a thinner channel is more susceptible to possible re-oxidation by surrounding oxygen ion/atoms and may have a shorter life time 15, 36 , consistent with our observation (Supplementary Fig. 18 ). Further optimization in device performance are required such as reducing oxygen concentration in the matrix through material engineering.
The crosstalk between the highly packed memristor is negligible. This is resulted from the low operational current and highly localized electric field for the 2 nm devices, which is confirmed with the similar nonlinear and low current switching behavior for all devices in the entire array ( Supplementary   Fig. 19 ). We simulated the electric field distribution within the memristor crossbars using a COMSOL Multiphysics model (details in Supplementary Fig. 20 ). With the selected device biased under 5 V and all others floating, the electric field is concentrated within a ~2 nm range from the electrode edge (Fig. 4b) .
The electric field reduces from its maximum ~9×10 8 V/m at the selected electrode to nearly one order lower at the neighboring cells, which has negligible effect on the unselected devices. We also simulated the current induced heating within the crossbars. With the low current operation mode, the temperature at the switching center is 301 K (assuming ambient temperature of 300 K), and the temperature raise at the neighboring unselected cells is only less than 1 K (Supplementary Fig. 21 ). Such a cold switching mode supports a highly stable switching environment with nearly zero thermal crosstalk happening even in higher packing density, which breaks a great chance to implement memory with unprecedentedly high density ( Supplementary Fig. 21 ) 28 .
In summary, we have experimentally constructed a working memristor array with 2 nm feature size and 4.5 Tbit/inch 2 packing density for the first time using a newly developed nanofin electrode technology that breaks the series resistance limit associated with the scaling of electronic devices. The fabrication approach is highly reliable (100% yield in our case), scalable (down to 1 nm domain), and The distance between the Cu contacts was shorter than the previous layer to avoid overlapping. A 5 µm thick PECVD SiO2 was deposited on the sample surface, followed by chemical-mechanical polishing that led to ~3 µm tall nanofins.
Memristor crossbar fabrication. ~2 nm thick Ti was evaporated onto one nanofins chip and then oxidized by using oxygen plasma treatment at 0.1 Torr. A ~4 nm thick HfO2 was deposited by using ALD Electrical measurements. To access the embedded contact pads, RIE was used to strip the back-side thermal oxide, followed by deep reactive ion etching (SPTS Rapier DRIE system) to thin the top silicon wafer to several micrometers thick. At this thickness, the microscale structures near the bonded interface is visible for alignment in the following procedures. 40 µm by 40 µm windows were opened to reach the Cu pads for both top and bottom electrodes by photolithography and RIE. The I-V characterization was performed by using a Keithley 4200 SCS semiconductor parameter analyzer.
TEM imaging.
To prepare the lamella sample for TEM imaging, the sample was first thinned in a similar fashion as described above for electrical measurement. Then a small slice that contained the crossbar structures were extracted from the thinned chip and attached to Cu grids (Omniprobe lift-out grids from
Ted Pella, Inc.) by using focused ion beam (FEI Helios 660 from Harvard University). The grids were then rotated/tilted to a proper angle so that the bonding interface could be aligned approximately parallel with the ion beam. Further thinning of the sample was carried out by following a standard procedure of TEM sample preparation and the final thickness was approximately 90 nm.
Data availability. The data that support the plots within this paper and other finding of this study are available from the corresponding author upon reasonable request.
